

U.S. DEPARTMENT OF  
**ENERGY**

Office of  
**ENERGY EFFICIENCY &  
RENEWABLE ENERGY**

ADVANCED MATERIALS &  
MANUFACTURING  
TECHNOLOGIES OFFICE



# Welcome to EES2 and FINAL Roadmap Working Group Meeting #9

Tina Kaarsberg, PhD  
EES2 Workshop Co-Chair

August 16, 2023



<https://microelectronics.slac.stanford.edu/amo-microelectronics>




# Climate Change: **Code RED** for Humanity

Last month was the hottest month ever recorded for the planet, this month showed more extreme weather impacts





## Maui Wildfires

# US International Agreements on GHG Reductions




Recent Analysis shows 4X increase in microelectronics GHG emissions by 2030 under BAU → 8X needed to meet 50% reduction goal

# “Stack” → EES2 Roadmap’s Working Groups






# Under EES2, Microelectronics is doing its part by 2030



# AMMTO intends to support 10x Wedge from MnD




# Today's Announcement: 1st EES2 R&D Award a 10X Energy Efficient vTFET to replace MOSFET



## Technology Summary

Project will experimentally and theoretical verify energy efficiency and speed of a silicon vertical tunnel field effect transistor (vTFET) made using atomic precision advanced manufacturing (APAM). The vTFET reduces the voltage compared to conventional microelectronic transistors by 3X (see figure at right), leading to 10X improvement in fJ/switch. Design leverages the atomically abrupt doping profiles and record-breaking dopant densities achieved by APAM, which also enables the vertical geometry that increases current.




## Deliverables

36 months; Federal funding \$4M

Year 1	-Create experimental & modeling platforms
Year 2	-Measure tunneling devices with combinations of gated layers, commercial epi, and APAM epi -Create multi-scale model based on real devices
Year 3	-Demo real vTFET and simulate energy eff. -Contrast commercial and APAM epi for vTFET

## Key Performance Metric



3X reduced voltage  $\rightarrow$  10X reduced power consumed by entire processor

## Technology Commercialization Strategy

In addition to demonstrating the vTFET, Sandia will build a multi-scale modeling framework, based on real devices, that includes the quantum mechanics of tunneling and enables optimizations to include cost-lowering and performance enhancing features only available to industry. Combined with experimentation on the differences between APAM-based and conventional epitaxy-based devices, Sandia's project will provide industry with the motivation and tools to deploy the vTFET as a 10X energy efficient, general purpose, CMOS-compatible, drop-in alternative to MOSFET. **To increase likelihood of industry uptake, Sandia is seeking members for an Industrial Advisory Board.**

10x energy efficiency in general purpose, Si-based transistors

# And There's More!

Preliminary Version for WG Review



## WG Results Table to be included in NIST MAPT!

Working Group	Energy Efficiency Technology	Near Term (0-5yrs)	Mid Term (5-10 yrs)	Long Term (10+ yrs)
Materials and Devices	Key Energy Efficient Technologies	<b>CNTFET (logic)</b>	<b>TFET</b>	<b>Analog devices for neuromorphic</b>
	Key Challenges	<ul style="list-style-type: none"> <li>• Production of pristine and near-pure population of CNTs.</li> <li>• Reducing CNT contact resistance.</li> </ul>	<ul style="list-style-type: none"> <li>• Fabrication of consistent tunnel junction. Currently, variability is high.</li> <li>• Demonstration of high on/off ratio and low voltage operation.</li> </ul>	<ul style="list-style-type: none"> <li>• Down-selecting from a wide breadth of materials, designs, and approaches that fit need.</li> <li>• Performance loss during integration with conventional technologies.</li> </ul>
Circuits and Architectures	Key Energy Efficient Technologies	<b>Domain Specific Architectures</b>	<b>EDA</b>	<b>Compute in Memory</b>
	Key Challenges	<ul style="list-style-type: none"> <li>• Architecture is set up after software</li> <li>• ASICs are not adaptable to other systems</li> </ul>	<ul style="list-style-type: none"> <li>• Simulation of device function is limited</li> <li>• 3D stacked technologies are lacking</li> </ul>	<ul style="list-style-type: none"> <li>• Technology is available, however software difficulties are preventing integration</li> </ul>
Advanced Packaging and Heterogeneous Integration	Key Energy Efficient Technologies	<b>Advanced Thermal Interface Materials</b>	<b>CNT Global Interconnects</b>	<b>Monolithic Integration</b>
	Key Challenges	<ul style="list-style-type: none"> <li>• Thermal resistance at interfaces is poorly understood</li> <li>• CTE material mismatch can cause cracking and lowering heat removal</li> </ul>	<ul style="list-style-type: none"> <li>• Contact resistance between CNT/Metal is high and poorly understood</li> <li>• Deposition methods for vertical CNT's require high temperatures which may not be BEOL compatible</li> </ul>	<ul style="list-style-type: none"> <li>• Thermal management during operation                             <ul style="list-style-type: none"> <li>• Higher tiered technology has lower performance due to thermal budget constraints</li> </ul> </li> </ul>



# Still More!

Preliminary Version for WG Review



## WG Results Table to be included in NIST MAPT!

Working Group	Energy Efficiency Technology	Near Term (0-5yrs)	Mid Term (5-10 yrs)	Long Term (10+ yrs)
Software and Algorithms	Key Energy Efficient Technologies	<b>Resource-Aware Workload Scheduling</b>	<b>Improved Training Algorithms</b>	<b>Optimization of memory access in algorithms</b>
	Key Challenges	<ul style="list-style-type: none"> <li>Scheduling work both temporally and spatially</li> <li>Near-real-time resource availability disseminated to participating nodes</li> </ul>	<ul style="list-style-type: none"> <li>Achieving continual/sequential learning</li> <li>Data/dimensional reduction and specificity</li> </ul>	<ul style="list-style-type: none"> <li>Optimization depends on architecture</li> <li>Software compatibility</li> </ul>
Power and Control Electronics	Key Energy Efficient Technologies	End-to-end power delivery for data centers	Use of wide bandgap power devices and optimized technologies	Power delivery for photonic integrated circuits

Metrology Technology Approach	Challenges
All metrology	<ul style="list-style-type: none"> <li>Bridging the gap between idealized system metrology and actual system performance.</li> <li>Dearth of samples to develop new metrology techniques.</li> <li>Avoid excessive measurements, understanding process dependency to capture only what's necessary.</li> </ul>
3D metrology (thermal, interface, etc.)	<ul style="list-style-type: none"> <li>Inability to evaluate properties of interest at inaccessible points within 3D structures without typically resorting to destructive techniques.</li> <li>Very large data sets from 3D metrology – hard to manage.</li> </ul>
Material property measurements, including thin film and patterned materials	<ul style="list-style-type: none"> <li>Inaccuracy of material and interface properties that are used in computational models of 3D structures.</li> <li>Most material property measurements based on bulk materials, when using these materials in real systems, they are at micro/nano scales (i.e., thin films) where material properties are different.</li> </ul>