Materials and Devices Working Group Highlight: Ferroelectrics

May 16, 2023

John D. Baniecki SLAC National Accelerator Laboratory







- Perovskite vs fluorites (each with challenges)
- □ Ferroelectric memories: FRAM, FeFET, FTJs
- **Comparison of memory technologies**
- □ Thermal processing for BEOL integration
- Compute-in-memory (CIM) accelerators

Traditional: Perovskite-based (status quo for ~ 60 years)

SLAC



J. Su et. al., J Mater Sci: Mater Electron, (2019)

Traditional: Perovskite-based (status quo for ~ 60 years)



S.H. Choi et. al., Integr. Ferroelectr. (2006)

PZT-based 1T1C memory in production for > 20 years FeRAM (Fujitsu), FRAM (TI), F-RAM (Infineon)
 Low density (4KB- 128 MB) niche applications (IC card, robotic, automotive applications, ...)

Fluorite-structured ferroelectrics (~2011)



HfO₂ discovered to be ferroelectric in 2006 (Tim Böscke at Qimonda, formerly Infineon), published results in 2011

Böscke, T. S. et al., Appl. Phys. Lett., (2011)

SI AC

- Fast switching (sub-ns)
- Scaling (22 nm & beyond) •
- High E_c (~1M V/cm) •

- CMOS compatible
 - ALD growth

Plethora of phases present in HfO₂ system





Orthorhombic-I (anti-polar, *Pbca*)



Orthorhombic-V (non-polar, Pbca)

Ferroelectric orthorhombic-III (Pca2,)

F

Schroeder, U. et al., Nat Rev Mater. (2022).

- Monoclinic phase is the room-temperature bulk stable phase.
- Phases separated by energies of 10s of meV
- Rapid heating and cooling with capping layers (e.g. TiN) stabilizes ferroelectric phase
- Dopants (Zr, Al, Gd, La, Si, Sr, and Y)
- Field induced transformations
- Reliability issues

~1700 °C Tetragonal (P4,/nmc)

Monoclinic

 $(P2_1/c)$



Ferroelectric memories: Operation principles



- Commercialized for > 20 years
- Destructive read
- High endurance > 10¹⁵

- Intensive R&D by Semiconductor Industry
- Nondestructive read, multiple bits
- High endurance challenging

- Academia R&D
- Asymmetric free carrier screening lengths

Multi-state HfO₂-based FeFET memories



Scaled HfO₂-based FeFETs

S. Dünkel , IEDM 2017, 22 nm FDSOI CMOS



Demonstrated at the 22/28 nm node

- MW of 1.5 V
- Scaled FeFET cells 0.025 μm^2
- Endurance cycles up to 10⁵
- □ 3D NAND, GAA structures

SLAC K. Florent et. al., VLSI 2017, S-Y Lee et. al., JEDS 2021



K. Ni et. Al., T-ED, 2018

Challenges of ferroelectric memories



2. High Write Voltage

Reduce write voltage to logic compatible level



4. 3D Integration

- Reduced latency, energy consumption
- BEOL process temperature < 400 °C

BEOL: Back-end-of-line FEOL: Font-end-of-line



ACS Appl. Mater. Interfaces 2018, H. Mulaosmanovic et al, EDL 2018

Comparison of memory technologies

A. I. Khan et. al., Nature Electronics, 2020

NATURE ELECTRONICS

□ Impact of tech node on energy: 2Pr ~ 60 μ C/cm ², 1.5 V

- 60F², 130 nm (FRAM perov.) ~ 913 fJ
- 30F², 22 nm FeFET ~ 13 fJ
- Hypothetical 30F², 5 nm ~ 4 fJ

Pathways to attojoule switching not clear

- Advantages over eSRAM in energy efficiency will depend on technology node, compute to standby ratio (application specific)
- Need to reduce voltage, improve endurance

PERSPECTIVE

Table 1 | Key parameters and metrics A. I. Khan et. al, Nature Electronics, 2020 Metrics Mainstream embedded memory Embedded ferroelectric memory eSRAM eDRAM⁷⁰ eFlash eFlash (SG eFlash FEFET FEFET FRAM (hafnia FRAM (FG) MONOS)42 (SONOS)4 (hafnia (hafnia based) (perovskite based, MFIS based)67 based. MFMIS structure) structure) 120-150F2 40F² 40-60F² 10-30F2 30-40F² 50-60F² Cell size 40-50F2 50-60F2 10-30F² Cell structure 6T 1T1C 1.5T 1.5T 2T 1T 1T1FE, 1T 1T1FE, 2T2FE 1T1FE, 2T2FE No Yes Yes Yes Yes Non-volatile No Yes Yes Yes No Yes Yes Yes No Multi-bit operation No Yes Yes No Yes Non-destructive read Yes No Yes Yes Yes Yes No No Status Av. Dev. Av. Dev. Dev. Res. Res. Res. Av. 22 nm 40 nm 16 nm 28 nm 22 nm FDSOI N/A N/A 130 nm Advanced node 7 nm FinFET FinFET FinFET demonstration HKMG ~1.5 V <1 V <1 V ~12 V ~12 V ~5 V 1.5-4 V 1-3 V 1.5 V Write voltage ~100 pJ ~1 fJ -1 pJ 1-10 fJ 1-10 fJ ~100 fJ Write energy ~100 pJ 1-10 pJ ~1 pJ Standby power High Medium Low Low Low Low Low Low Low <100 ns Write speed <1ns >10 ns ~100 ns ~100 ns 1-10 ns 1-10 ns 1-10 ns $1 \mu s$ Read speed <1 ns >10 ns ~10 ns <10 ns ~10 ns 1-10 ns 1-10 ns 1-25 ns 50-100 ns >1010 Endurance >1016 >1016 ~104 ~105 ~106 10⁵-10⁹ >1012 >1014

Key device parameters and performance metrics comparing current embedded memory candidates and ferroelectric technologies. Data for eDRAM, SG MONOS eFlash, SONOS eFlash and perovskite based FRAM are obtained from ref. ²⁰, ref. ⁴², ref. ⁴² and ref. ⁴², respectively. FG, floating gate; SG MONOS, split gate metal-oxide-nitride-oxide-Si; SONOS, Si-oxide-nitride-oxide-Si; eSRAM, embedded static random-access memory; eFlash, embedded flash; eDRAM, embedded dynamic random-access memory; FRAM, ferroelectric random access memory; T, transistor; C, capacitor; FE, ferroelectric; Av., commercially available; Dev., development; Res., research.

Back-end-of-line (BEOL) flash thermal processing



How not to damage BEOL components? Intense ms pulsed light

BEOL

Access

FETS

M1

M0

FEOL



reflector

- Embedded memory in BEOL stack
 - Can bring memory and logic closer by stacking memory on top of processing nodes
 - Decrease energy consumption and latency

```
 Confine thermal transients to upper layers
 Ultra-fast thermal treatments
```

Dutta, S. *et al., IEEE Electron Device Lett.* **43**, 382–385 (2022).

Back-end-of-line (BEOL) flash thermal processing









High Brightness In-Vacuum Undulator Beamline



- Static & time resolved studies
- Collect thousands of diffraction patterns during a flash time-temperature sequence
- See transformation in real-time



ADVANCED MANUFACTURING OFFICE

Compute-in-memory accelerators



□ Modern AI models can have more than a TB of parameters

- □ With on-chip memory limited by SRAM size, there is an extraordinary volume of data traffic between processor and off-chip memory that adds to energy consumption and latency.
- Compute-in-memory (CIM) is a promising approach to overcome memory bottleneck where compute is moved closer to the data residing in the memory

FeFETS for compute-in-memory accelerators



<u>Advantages</u>

- Nonvolatile conductance tuning
- Low switching energy
- Fast read/write
- ALD w/deeply scaled CMOS nodes

SLAC

- Endurance (for training)
- High write voltage
- Linearity (for training), stochasticity of conductance tuning
- Density (Legacy nodes, pseudo-crossbar array)
- Area-hungry peripheral circuits (e.g., level shifters (e.g., 45%), high-precision ADC, shift-&-add and buffers)
- How to leverage multi-bit density with peripheral logic scaling (device to system co-optimization)

Monolithic 3D compute-in-memory



- Memory arrays in the BEOL on top of FEOL CMOS, peripheral circuits
- Significant advantage in terms of area, energy and latency

SLAC

NeuroSim Framework: Benchmarking IMC performance

Shimeng Yu (Georgia Tech) <u>https://github.com/neurosim</u>

- Hierarchical simulation framework that covers the device to algorithms to investigate design trade-offs
- Open-source simulator for "in-memory compute" interfaced with PyTorch
- Wide technology choices: SRAM, emerging NVM (RRAM, MRAM, FeFET, etc.) Periphery and interconnect accounted
- Widely used in academia worldwide (>300 registered users)
- Used by industry researchers from SRC/DARPA JUMP sponsors (Intel, TSMC, Samsung, SK Hynix, etc.)
- Validation with IMC prototype with TSMC 40nm RRAM (<2% error)
- VGG-8 model on CIFAR10 dataset (60,000 32x32 color images), with 8-bit weight and 8-bit activation precision.
 X. Peng et al., IEDM 2019 and 2020 W. Li, et al. CICC 2020



SLAC

Distribution Statement "A" (Approved for Public Release, Distribution Unlimited). VGG = Visual Geometry Group (CNN)

Inference H/W Benchmark Results – TOPS/W & TOPS/mm²



Distribution Statement "A" (Approved for Public Release, Distribution Unlimited).

Roadmap of FeFET Improvements

Side courtesy Shimeng Yu (Georgia Tech)



- □ HfO₂-based ferroelectrics offer potential for deeply scaled (22 nm and beyond), low switching energy (~1fJ/bit), non-volatile, fast (sub-ns), multi-bit CMOS compatible memories
- FeFET needs to reduce write voltage to logic compatible level, increase cycling endurance, further increase multi-bit per cell, and manage its variability/reliability, particularly in deeply scaled structures
- Monolithic 3D integration of BEOL memory and transistors has to overcome thermal processing challenges while maintaining high performance of devices

Acknowledgement

Prof. Shimeng Yu (Georgia Tech)