

# Materials and Devices Working Group Highlight: Ferroelectrics

May 16, 2023

John D. Baniecki

SLAC National Accelerator Laboratory




# Outline

---

- ❑ Perovskite vs fluorites (each with challenges)
- ❑ Ferroelectric memories: FRAM, FeFET, FTJs
- ❑ Comparison of memory technologies
- ❑ Thermal processing for BEOL integration
- ❑ Compute-in-memory (CIM) accelerators

# Traditional: Perovskite-based (status quo for ~ 60 years)





Oscillographic trace

A. Von Hippel et. al., Eng. Chem. (1946)

- Non-centrosymmetric structure
- 2 stable polarization states switchable by an applied E field
- Difference in remnant polarization ( $P_r$ ) through domain states





S. Trolier-McKinstry et. al., Am. Ceram. Soc. Bull.(2020)



J. Su et. al., J Mater Sci: Mater Electron, (2019)


# Traditional: Perovskite-based (status quo for ~ 60 years)

PbTiO<sub>3</sub>-PbZrO<sub>3</sub> (PZT)



ABO<sub>3</sub>

S. Trolier-McKinstry et. al., Am. Ceram. Soc. Bull.(2020)




- Thick (> 70nm)
- Limited scaling (130 nm node)
- Low coercive field ( $E_c$ ) ~100kV/cm
- Limited retention
- Not CMOS compatible

S.H. Choi et. al., Integr. Ferroelectr. (2006)


- ❑ PZT-based 1T1C memory in production for > 20 years FeRAM (Fujitsu), FRAM (TI), F-RAM (Infineon)
- ❑ Low density (4KB- 128 MB) niche applications ( IC card, robotic, automotive applications, ...)

# Fluorite-structured ferroelectrics (~2011)

## $HfO_2$ -based



Ferroelectric orthorhombic-III ( $Pca2_1$ )  
(metastable phase)




H.-J. Lee et al., Science (2020)


$HfO_2$  discovered to be ferroelectric in 2006 (Tim Böске at Qimonda, formerly Infineon), published results in 2011

Böске, T. S. et al., Appl. Phys. Lett., (2011)

## $HfO_2$ - $ZrO_2$ Binary Alloys (HZO)




## Atomic-Layer-Deposition (ALD)



- Thin (sub 3 nm)
- Fast switching (sub-ns)
- Scaling (22 nm & beyond)
- High  $E_c$  (~1M V/cm)
- Good retention
- CMOS compatible
- ALD growth



# Plethora of phases present in HfO<sub>2</sub> system




- Monoclinic phase is the room-temperature bulk stable phase.
- Phases separated by energies of 10s of meV
- Rapid heating and cooling with capping layers (e.g. TiN) stabilizes ferroelectric phase
- Dopants ( Zr, Al, Gd, La, Si, Sr, and Y )
- Field induced transformations
- Reliability issues

Schroeder, U. et al., Nat Rev Mater. (2022).

# Ferroelectric memories: Operation principles

## FeRAM (1T1C)


Ferroelectric Random-Access Memory  
"DRAM-like"



- Commercialized for > 20 years
- Destructive read
- High endurance >  $10^{15}$

## FeFET(1T)


Ferroelectric Field Effect Transistor  
"FLASH-like"



- Intensive R&D by Semiconductor Industry
- Nondestructive read, multiple bits
- High endurance challenging

## FTJ(1R)






Ferroelectric Tunnel Junction  
"Diode-like"



- Academia R&D
- Asymmetric free carrier screening lengths

# Multi-state HfO<sub>2</sub>-based FeFET memories




## Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub>(HZO) Ferroelectric Field Effect Transistor (FeFET)





# Scaled HfO<sub>2</sub>-based FeFETs


S. Dünkel, IEDM 2017, 22 nm FDSOI CMOS



□ Demonstrated at the 22/28 nm node

- MW of 1.5 V
- Scaled FeFET cells  $0.025 \mu\text{m}^2$
- Endurance cycles up to  $10^5$

□ 3D NAND, GAA structures




K. Ni et. Al., T-ED, 2018



K. Florent et. al., VLSI 2017, S-Y Lee et. al., JEDS 2021


# Challenges of ferroelectric memories

## 1. Polarization variation/Endurance




## 3. Scaling and Density


### Storage capacity



### Stochasticity




### Multi-bit per cell



## 2. High Write Voltage


- Reduce write voltage to logic compatible level



## 4. 3D Integration

- Reduced latency, energy consumption
- BEOL process temperature  $< 400 \text{ }^\circ\text{C}$

BEOL: Back-end-of-line  
FEOL: Front-end-of-line



# Comparison of memory technologies

A. I. Khan et. al., Nature Electronics, 2020

## □ Impact of tech node on energy:

$$2Pr \sim 60 \mu\text{C}/\text{cm}^2, 1.5 \text{ V}$$

- $60F^2$ , 130 nm (FRAM perov.)  $\sim 913$  fJ
- $30F^2$ , 22 nm FeFET  $\sim 13$  fJ
- Hypothetical  $30F^2$ , 5 nm  $\sim 4$  fJ

## □ Pathways to attojoule switching not clear

## □ Advantages over eSRAM in energy efficiency will depend on technology node, compute to standby ratio (application specific)

## □ Need to reduce voltage, improve endurance

## PERSPECTIVE

## NATURE ELECTRONICS


**Table 1 | Key parameters and metrics**

A. I. Khan et. al., Nature Electronics, 2020


Metrics	Mainstream embedded memory					Embedded ferroelectric memory			
	eSRAM	eDRAM <sup>70</sup>	eFlash (FG)	eFlash (SG MONOS) <sup>42</sup>	eFlash (SONOS) <sup>41</sup>	FEFET (hafnia based, MFIS structure)	FEFET (hafnia based, MFIS structure)	FRAM (hafnia based)	FRAM (perovskite based) <sup>67</sup>
Cell size	120-150F <sup>2</sup>	40F <sup>2</sup>	40-60F <sup>2</sup>	40-50F <sup>2</sup>	50-60F <sup>2</sup>	10-30F <sup>2</sup>	10-30F <sup>2</sup>	30-40F <sup>2</sup>	50-60F <sup>2</sup>
Cell structure	6T	1T1C	1.5T	1.5T	2T	1T	1T1FE, 1T	1T1FE, 2T2FE	1T1FE, 2T2FE
Non-volatile	No	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Multi-bit operation	No	No	Yes	Yes	Yes	Yes	Yes	No	No
Non-destructive read	Yes	No	Yes	Yes	Yes	Yes	Yes	No	No
Status	Av.	Dev.	Av.	Dev.	Dev.	Res.	Res.	Res.	Av.
Advanced node demonstration	7 nm FinFET	22 nm FinFET	40 nm	16 nm FinFET	28 nm HKMG	22 nm FDSOI	N/A	N/A	130 nm
Write voltage	<1 V	<1 V	-12 V	-12 V	-5 V	1.5-4 V	-1.5 V	1-3 V	1.5 V
Write energy	-1 fJ	-1 pJ	-100 pJ	-100 pJ	1-10 pJ	1-10 fJ	1-10 fJ	-100 fJ	-1 pJ
Standby power	High	Medium	Low	Low	Low	Low	Low	Low	Low
Write speed	<1 ns	>10 ns	-100 ns	<100 ns	-100 ns	1-10 ns	1-10 ns	1-10 ns	1 μs
Read speed	<1 ns	>10 ns	-10 ns	<10 ns	-10 ns	1-10 ns	1-10 ns	1-25 ns	50-100 ns
Endurance	>10 <sup>16</sup>	>10 <sup>16</sup>	-10 <sup>4</sup>	-10 <sup>5</sup>	-10 <sup>6</sup>	10 <sup>5</sup> -10 <sup>9</sup>	>10 <sup>10</sup>	>10 <sup>12</sup>	>10 <sup>14</sup>

Key device parameters and performance metrics comparing current embedded memory candidates and ferroelectric technologies. Data for eDRAM, SG MONOS eFlash, SONOS eFlash and perovskite based FRAM are obtained from ref. <sup>70</sup>, ref. <sup>42</sup>, ref. <sup>41</sup> and ref. <sup>67</sup>, respectively. FG, floating gate; SG MONOS, split gate metal-oxide-nitride-oxide-Si; SONOS, Si-oxide-nitride-oxide-Si; eSRAM, embedded static random-access memory; eFlash, embedded flash; eDRAM, embedded dynamic random-access memory; FRAM, ferroelectric random access memory; T, transistor; C, capacitor; FE, ferroelectric; Av., commercially available; Dev., development; Res., research.

# Back-end-of-line (BEOL) flash thermal processing



How not to damage BEOL components?



- Embedded memory in BEOL stack



- Can bring memory and logic closer by stacking memory on top of processing nodes
- Decrease energy consumption and latency

- ❑ Confine thermal transients to upper layers
- ❑ Ultra-fast thermal treatments









# Back-end-of-line (BEOL) flash thermal processing



High Brightness In-Vacuum Undulator Beamline





- Static & time resolved studies
- Collect thousands of diffraction patterns during a flash time-temperature sequence
- See transformation in real-time








# Compute-in-memory accelerators

## The Memory Demand of Modern AI Models



- ❑ Modern AI models can have more than a TB of parameters
- ❑ With on-chip memory limited by SRAM size, there is an extraordinary volume of data traffic between processor and off-chip memory that adds to energy consumption and latency.
- ❑ Compute-in-memory (CIM) is a promising approach to overcome memory bottleneck where compute is moved closer to the data residing in the memory


# FeFETs for compute-in-memory accelerators



## Challenges

- Advantages
- Nonvolatile conductance tuning
  - Low switching energy
  - Fast read/write
  - ALD w/deeply scaled CMOS nodes
- Challenges
- Endurance (for training)
  - High write voltage
  - Linearity (for training), stochasticity of conductance tuning
  - Density (Legacy nodes, pseudo-crossbar array)
  - Area-hungry peripheral circuits (e.g., level shifters (e.g., 45%), high-precision ADC, shift-&-add and buffers)
  - How to leverage multi-bit density with peripheral logic scaling (device to system co-optimization)

# Monolithic 3D compute-in-memory



S. Dutta, (IEDM) 2020.


- ❑ Memory arrays in the BEOL on top of FEOL CMOS, peripheral circuits
- ❑ Significant advantage in terms of area, energy and latency



# NeuroSim Framework: Benchmarking IMC performance


Shimeng Yu (Georgia Tech) <https://github.com/neurosim>

- ❑ Hierarchical simulation framework that covers the device to algorithms to investigate design trade-offs
- Open-source simulator for “in-memory compute” interfaced with PyTorch
- Wide technology choices: SRAM, emerging NVM (RRAM, MRAM, FeFET, etc.) Periphery and interconnect accounted
- Widely used in academia worldwide (>300 registered users)
- Used by industry researchers from SRC/DARPA JUMP sponsors (Intel, TSMC, Samsung, SK Hynix, etc.)
- Validation with IMC prototype with TSMC 40nm RRAM (<2% error)
- VGG-8 model on CIFAR10 dataset (60,000 32x32 color images), with 8-bit weight and 8-bit activation precision.  
X. Peng et al., IEDM 2019 and 2020 W. Li, et al. CICC 2020





S. Dutta et al., IEDM 2020

# Inference H/W Benchmark Results – TOPS/W & TOPS/mm<sup>2</sup>



Side courtesy Shimeng Yu (Georgia Tech)





- Limited gain by technology scaling (e.g. TPU), need new approaches: in-memory computing.
- 7nm SRAM TOPS/W is high, but suffers from leakage when the standby is frequent at edge.
- 22nm FeFET design shows superior TOPS/W, thanks to its high resistance ( $R_{on}$ )




# Roadmap of FeFET Improvements

Side courtesy Shimeng Yu (Georgia Tech)



End goal: 10X improvement in TOPS/W and GOPS/mm<sup>2</sup> over 7nm SRAM



Monolithic 3D Bit Cell at 22nm



SLAC



# Summary

---

- ❑ HfO<sub>2</sub>-based ferroelectrics offer potential for deeply scaled (22 nm and beyond), low switching energy (~1fJ/bit), non-volatile, fast (sub-ns), multi-bit CMOS compatible memories
- ❑ FeFET needs to reduce write voltage to logic compatible level, increase cycling endurance, further increase multi-bit per cell, and manage its variability/reliability, particularly in deeply scaled structures
- ❑ Monolithic 3D integration of BEOL memory and transistors has to overcome thermal processing challenges while maintaining high performance of devices

## Acknowledgement

Prof. Shimeng Yu (Georgia Tech)